I. INTRODUCTION
S TRAINED-SILICON (Si) technology has been identified as a source of performance enhancement in complementary-metal-oxide-semiconductor (CMOS) technology [1] . Improvements in electron mobility have been observed in tensile-strained silicon layers due to the lower effective mass and reduced carrier scattering in the conduction band as a result of strain-induced band splitting [2] . Tensile strain can be incorporated into the metal-oxide-semiconductor field- effect-transistor (MOSFET) channel by silicon nitride capping layers (uniaxial or local strain) or strained-layer heteroepitaxy (biaxial or global strain). Biaxial strain requires the epitaxial growth of silicon on a silicon-germanium strain-relaxed buffer (SiGe SRB), which has been observed to have lower thermal conductivity than silicon [3] . The lower thermal conductivity of SiGe is due to the reduced phonon mean free path as a result of alloy scattering [4] . When a MOSFET conducts current, carrier collision with the crystal lattice in the channel causes atomic vibrations that are manifested as a rise in the channel temperature. The low-thermal-conductivity SiGe SRB separates the source of heat generation in the channel from the higher thermal conductivity Si substrate, which acts as the heat sink. As a result, heat is accumulated in the strained-silicon channel layer, which gives rise to increased phonon scattering and negativeconductance characteristics at high power densities [5] , [6] . Since the drain current and power density are higher in shortchannel devices, self-heating increases as the channel length is reduced. Short-channel devices also have higher thermal resistances because the smaller cross-sectional area constricts heat flow away from the channel [7] . The magnitude of the temperature rise in the strained-Si channel layer will increase with the thickness of the SiGe SRB since the efficiency of heat dissipation into the Si substrate will reduce with increasing spacing between the heat source (Si channel) and the heat sink (Si substrate). As a result, thin SiGe SRBs have been identified as a countermeasure to self-heating and have demonstrated lower thermal resistances and improved performance enhancements [6] , [8] - [10] . The impact of negative drain conductance (−g DS ) from self-heating and that of the SiGe SRB thickness on the self-gain and the analog design space of strained-Si nMOSFETs have been assessed and reported [11] . It was shown that the design space is improved and that the occurrence of negative self-gain is reduced in strained-Si nMOSFETs on thin SiGe SRBs [12] . In this paper, the impact of self-heating and SiGe SRB scaling on the simulated characteristics of a CMOS inverter is assessed. The device characteristics of strained-Si nMOSFETs on 4-μm-and 425-nm-thick SiGe SRBs are used to calibrate the technology-computer-aided-design (TCAD) models that are used to simulate the inverter. The fully coupled energy-balance equation is used to account for self-heating in the model. Since the inverter in an analog circuit is also a push-pull inverting amplifier, the impact of the SiGe SRB thickness and selfheating on the voltage gain of the inverting amplifier is assessed. Section II discusses the device fabrication and electrical results of the Si control and strained-Si nMOSFETs. Section III describes the TCAD model calibration using the measured data. Section IV presents the simulation results of the CMOS inverter. Section V concludes this paper.
II. DEVICE FABRICATION AND ELECTRICAL RESULTS
A Si control and two strained Si on SiGe SRB wafers were coprocessed. One wafer comprised a conventional strainedSi layer on a thick SiGe SRB, whereas the other comprised strained Si on a thin SiGe SRB. The thick SiGe SRB comprised a 2.5-μm graded buffer, a 1.5-μm constant composition Si 0.8 Ge 0.2 layer, and a 10-nm tensile-strained Si layer. The final germanium (Ge) content of the SiGe buffer was 20%. In the case of the thin SiGe SRB, a layer of SiGe:C was used to achieve strain relaxation. The total thickness in the thin SRB was 425 nm, and the Ge content was also 20%. MOSFETs were cofabricated on the respective wafers through a CMOS process flow. Further details of the MOSFET fabrication process are in [5] and [12] .
The effective electron mobility was measured on 1 μm (L G ) by 10 μm (W ) nMOSFETs using the split CV technique [13] . The results of the measurement are shown in Fig. 1 , where 100% mobility enhancement is observed in the strained-Si nMOSFETs compared with the Si control device. The drain conductances (g DS 's) of 100-nm-gate-length MOSFETs are measured using an impedance analyzer with a 10-MHz signal at the drain while biasing the gate. The measurement setup can be used to extract the thermal resistance (R TH ) of the MOSFET by comparing the high frequency and dc g DS . Applying a high frequency, the drain-source signal suppresses the effect of selfheating, so the intrinsic performance of the MOSFET can be measured. The details of the experimental setup are in the literature [5] , [14] - [16] . The measured g DS is integrated with respect to the drain voltage (V DS ) so as to extract the output characteristics. The resulting output characteristics of the 100-nmgate-length nMOSFETs are shown in Fig. 2 , where the drain currents (I DS ) are shown as functions of V DS at 10 MHz and dc. It can be seen in Fig. 2 that the strained-Si nMOSFETs exhibit the negative-g DS characteristic at high V DS due to selfheating at dc. This negative-g DS characteristic is more severe in the strained-Si nMOSFET on the thick SiGe SRB. Fig. 2 also shows that the negative-g DS characteristic disappears at 10 MHz, and the I DS enhancement compared with the Si control is restored. A semiempirical MOSFET model is used to calculate the temperature rise in the MOSFET channel by comparing the g DS 's at 10 MHz and dc [5] , [14] - [16] . R TH is then calculated by dividing the temperature rise by the dc power, which is calculated as I DS · V DS . The R TH 's extracted from the strained-Si nMOSFET on the thick and thin SiGe SRBs were calculated as 30.5 and 16.6 K · mW −1 , respectively, which indicates a 50% improvement in the strained-Si nMOSFET on the thin SiGe SRB. In the work of Su et al. [17] , a model was developed for estimating the R TH of an SOI MOSFET, which showed that R TH is proportional to the square root of the buried-oxide thickness. This model was subsequently applied to strained-Si MOSFETs on SiGe SRBs in the work of Agaiby et al. [5] and Jenkins and Rim [18] . Hence, by reducing the SRB thickness from 4 μm to 425 nm, R TH is expected to reduce by 67%, whereas the experimental measurements here show a reduction by 50%. This variation between the calculated and measured R TH percentage improvements in the thin SRB is due to the fact that R TH is determined not only by the SRB thickness but also by other parameters like phonon scattering from the Si/SiGe heterointerface, defects from strain relaxation in the virtual substrate, as well as thermal boundary conditions around the channel (oxide interface, source/drain metal contacts, and length of the Si 3 N 4 sidewall spacer). In the work of Jenkins and Rim [18] , the R TH extracted for a 100-nm-gate-length strained-Si nMOSFET on a 1.5-μm Si 0.85 Ge 0.15 SRB with a 15-nm strained-Si channel layer was 13.4 K · mW −1 . In the work of Olsen et al. [11] , R TH values of 18.9 and 4.5 K · mW −1 were extracted from 0.4-μm-gate-length strained-Si nMOSFETs fabricated on 2-μm and 200-nm Si 0.8 Ge 0.2 SRBs, respectively, with strained-Si channel layers of 15 nm. The R TH values calculated here are comparable to what has been published in the literature for strained-Si MOSFETs on SiGe SRBs [11] , [18] . The self-gain (A V ) of the MOSFETs were calculated and shown as functions of V DS in Fig. 3 . The discontinuity in the A V characteristic of the strained-Si nMOSFET on the thick SiGe SRB in Fig. 3 is due to the change in polarity of g DS , as it crosses the zero mark, due to self-heating. Knowing that this discontinuity in the A V versus V DS characteristics does not occur in the strained-Si nMOSFET on the thin SiGe SRB is indicative of the fact that self-heating is reduced with buffer scaling. The equation of the MOSFET self-gain taking selfheating into account can be expressed as [12] , [19] 
where g mN is the transconductance, g DSN is the drain conductance, I DSN is the drain current, and θ is the temperature sensitivity of mobility. The discontinuity in the A V characteristic of Fig. 3 occurs when the denominator in (1) is equal to zero. It can be seen from the dc output characteristics in Fig. 2 that drain-induced barrier lowering (DIBL) is highest in the Si control device where a positive g DS is observable at high V DS i.e., I DS does not fully saturate. DIBL can be calculated by measuring the change in threshold voltage V TH as V DS is increased. The gate transfer characteristics (I DS versus V GS ) for the 100-nm-gate-length Si control and strained-Si nMOSFET on the thick and thin SiGe SRBs are shown in Fig. 4(a)-(c) , respectively. The V GS spacing between the low-and high-V DS gate transfer characteristics in Fig. 4 is indicative of the extent of DIBL. DIBL is calculated to be 110 mV/V for the 100-nm Si control nMOSFET, whereas it is approximately 10 mV/V for the strained-Si nMOSFETs on the thin and thick SiGe SRBs. Self-heating reduces the effect of DIBL in the strained-Si devices since its impact on g DS is opposite to that of DIBL.
III. TCAD MODEL
Electrothermal modeling of MOSFETs is traditionally done by solving the electron-hole drift-diffusion equations coupled with the heat-flow equation. In the J · E approach, the heat generated from current flow is calculated by taking the dot product of the electric field E and current density J (J · E) [7] . The total heat generated in the MOSFET is the sum of the heat generated from Joule heating and that from nonra- Fig. 4 . (a) I DS versus V GS characteristics for the 100-nm-gate-length silicon control nMOSFET. DIBL is calculated to be 110 mV/V. The separation between the two drain-current curves shows the impact of DIBL. (b) I DS versus V GS characteristics for the 100-nm-gate-length strained-Si nMOSFET on the thick SiGe SRB. DIBL is calculated to be 10 mV/V. The smaller separation between the drain-current characteristics shows that the effect of DIBL is minimal. (c) I DS versus V GS characteristics for the 100-nm-gate-length strained-Si nMOSFET on the thin SiGe SRB. DIBL is calculated to be 10 mV/V. The smaller separation between the drain-current characteristics shows that the effect of DIBL is minimal.
diative electron-hole generation and recombination processes [20] . It is assumed that the peak of heat generation coincides with the position of the maximum electric field. However, as devices are scaled to the order of magnitude of the electron mean free path, quasi-ballistic and nonlocal effects become important. If the electrical carriers transit from the source to the drain before undergoing enough inelastic collisions to dissipate heat into the lattice, i.e., if there is insufficient time to thermalize, then the J · E approach becomes less accurate since it assumes that the carriers are in thermal equilibrium with the lattice. Nonlocal effects occur because the carriers thermalize at distances that are several mean free paths away from the electric-field peak; hence, in nanometer-scale-length devices, the peak of the electric field does not coincide with the temperature peak. Furthermore, the Fourier heat-diffusion law cannot accurately model heat flow at time scales on the order of magnitude of the phonon relaxation time [20] . Due to the limitations of the drift-diffusion approach for nanometerscale MOSFETs, heat conduction is most accurately simulated by solving the Boltzmann transport equation for phonons [21] . These advanced simulation techniques are required for modeling nanoscale hot-electron effects, temperature-sensitive breakdown effects, impact ionization in nanoscale devices, device hot spots, and carrier velocity overshoot. Since the purpose of this paper is limited to understanding the impact of self-heating and −g DS on the circuit performance of 100-nmgate-length strained-Si MOSFETs, the commercial device simulation software from Synopsys, MEDICI, is sufficient. The "lattice temperature advanced application" module in MEDICI was invoked to simulate self-heating. To account for nonlocal effects, the hydrodynamic carrier transport model is used to decouple the lattice temperature from the carrier temperature. The hydrodynamic model involves solving the energy-balance equations coupled with the Poisson equation and the electron/hole continuity equations.
The strained-Si MOSFETs are simulated in MEDICI by incorporating the values of the extracted and measured experimental parameters into the model. An average low field mobility of 250 cm 2 · V −1 · S −1 was programmed into the simulation code for the strained-Si nMOSFETs, whereas 125 cm 2 · V −1 · S −1 was programmed for the Si control. The source-drain resistance (R SD ) of the MOSFETs is measured using the "shift-and-ratio" method [22] , and the extracted value is incorporated into the MEDICI model as a contact resistance in the electrode statement. An effective channel length of 85 nm, also extracted by the "shift-and-ratio" method, was incorporated into the MEDICI model by extending the source/drain regions into the channel. The effective substrate doping is calculated from capacitance-voltage measurements [23] and incorporated into the MEDICI model. Table I shows the parameters measured or calculated and used in the MEDICI model. The thickness of the strained-silicon channel layer is defined as 10 nm in the mesh, and the substrate terminal is defined as the thermal heat sink and set to 300 K. A lumped R TH element is defined and connected to the 300-K heat sink as the thermal boundary condition. Setting appropriate and realistic thermal boundary conditions for the source, drain, and gate terminals is important because it affects the temperatures calculated. Setting no thermal boundary conditions assumes adiabatic conditions in the MOSFET and hence represents the worst case scenario of self-heating since no heat flows out of the device. However, the lumped R TH element connected to the substrate will approximate the combined thermal boundary conditions for all the terminals. R TH is used as the variable for matching the measured data with the simulated data. It is expected to be higher for the strained-Si nMOSFET on the thick SiGe SRB because higher R TH values have been extracted experimentally. Fig. 5(a) shows the output characteristics simulated in MEDICI, together with the measured output characteristics, where it can be seen that there is a good match for V GS − V TH = 0.5, 1, 1.5, and 2 V. Lumped R TH values of 1.4 × 10 5 and 1 × 10 5 K · μm/W were required to match the simulated and output characteristics of the strained-Si nMOSFET on the thick and thin SiGe SRBs, respectively. This translates to 14 and 10 K · mW −1 for a 10-μm-gate-width device, which deviates from the measured R TH on the strained-Si nMOSFET on the thick and thin SiGe SRBs by 50% and 40%, respectively. The R TH determined by the simulations are smaller than those measured experimentally because the simulations assume no heat dissipation through the source, gate, and drain terminals. Hence, for the simulator to match the measured output characteristics, a substrate with a lower R TH is required. Fig. 5(b) shows the measured and simulated output characteristics for the strained-Si nMOSFETs and the Si control device at V GS − V TH = 1.5 V, where good matching can be observed. The MOSFET models were used in the "circuit analysis advanced application" module in MEDICI, where the terminals were connected in an inverter configuration. Since the mechanism of heat generation is similar for holes and electrons and the low-thermal-conductivity SiGe buffer is common to both devices, self-heating also occurs in strained-Si pMOSFETs on SiGe SRBs [24] , [25] . The pMOSFETs in the simulated inverter were not calibrated by the measured data; hence, the same self-heating parameters defined for the nMOSFETs were used. Assuming the same R TH for the nMOSFET and pMOSFET is reasonable since both devices will typically be fabricated on the same wafer. It was reported in the work of Rim et al. [26] that hole mobility in tensile-strained Si is slightly degraded compared with the Si control for low strain magnitudes and that high strain magnitudes are required for hole-mobility enhancement. The impact of low hole mobility on the output characteristics of the CMOS inverter will be to cause asymmetry in the switching characteristics by reducing the switching voltage. For symmetrical-inverter operation, the gate width of the pMOSFET used in the inverter simulations was set to 2.5 times that of the nMOSFET to compensate for lower carrier mobility. The voltage transfer characteristic (VTC) of the CMOS inverter can provide useful information on the voltage gain when the inverter is used as a push-pull inverting amplifier. The equation for the voltage gain of the push-pull inverting amplifier can be modified by taking selfheating into account [19] . The voltage-gain equation can be expressed as
IV. RESULTS AND DISCUSSION
where g mP is the transconductance of the pMOSFET, g DSP is the output (drain) conductance of the pMOSFET, θ N is the temperature sensitivity of electron mobility, θ P is the temperature sensitivity of hole mobility, and I DSP is the pMOSFET drain current. The terms in the parenthesis in (2) account for self-heating; hence, setting R TH to zero reduces (2) to the recognizable equation for the voltage gain of the CMOS inverting amplifier. The negative sign in (2) indicates that the amplifier inverts the input signal i.e., introduces a phase shift of 180
• [16] . If the self-heating terms in the parenthesis become larger than the sum of the drain conductances, then the negative sign becomes positive, thereby causing anomalous operation. It was reported in the work of Fox and Brodsky [19] that selfheating causes nonlinear phase shifts and anomalous behavior in CMOS analog amplifiers.
The VTC of CMOS inverters were simulated for the Si control and strained-Si devices with a power supply (V DD ) of 2 V. The schematic of the inverter is shown in Fig. 6(a) , with the terminal voltages and currents being labeled. In Fig. 6(a) , V GSN is the gate-source voltage of the nMOSFET, V GSP is the gate-source voltage of the pMOSFET, V DSN is the drain-source voltage of the nMOSFET, V DSP is the drain-source voltage of the pMOSFET, V THN is the threshold voltage of the nMOSFET, V THP is the threshold voltage of the pMOSFET, and I DSP is the drain-source voltage of the pMOSFET. Fig. 6(b) shows the full VTC of the simulated CMOS inverters for the Si control and the strained Si nMOSFET on the thin SiGe SRB and the partial results for the thick SiGe SRB. The simulation for the case of the thick SiGe SRB could not converge beyond an input voltage of 0.8 V for reasons that are soon to be discussed. Switching voltage V S is defined as the point on the VTC where input voltage V IN is equal to output voltage V OUT and is labeled in Fig. 6(b) as the intersection point between the VTC and a 45
• line from the graph origin. For a perfectly symmetrical inverter with identical nMOS and pMOS characteristics, the inverter switches at V S = V DD /2. In the case of an inverter with a relatively poorer pMOS performance (compared to nMOS) due to lower hole mobility in tensile-strained Si (compared to electron mobility), V S will be less than V DD /2, .i.e., the VTC is shifted leftward. It can be observed in Fig. 6(b) that the switching characteristic of the inverter with the thin SiGe SRB MOSFET is the most ideal because it has the highest switching slope. The voltage gain of the inverter is calculated by differentiating V OUT with respect to V IN and is shown as a function of V IN in Fig. 7 . The voltage gain of the inverter simulated with the thin-SiGe-SRB-MOSFET parameters is 300% higher than that of the Si control. As in Fig. 6(b) , the results of the thick SiGe SRB in Fig. 7 are There is 300% enhancement in the voltage gain of the strained-Si inverter compared with the Si control due to better switching characteristics.
inconclusive due to the inability of the simulator to converge. The impact of self-heating on the output characteristics of the MOSFET is g DS reduction, whereas other short-channel effects like DIBL increase g DS . DIBL causes a positive g DS slope in I DS -V DS saturation characteristics, whereas self-heating causes a negative g DS slope. Hence, balancing the opposing effects of DIBL and self-heating is key for optimal analog operation. For maximum-gain amplification, g DS should be as Simulated I DS versus V DS characteristics of the inverter nMOSFETs and pMOSFETs using the models calibrated with the strained-Si nMOSFET on the thick SiGe SRB. Due to the negative g DS from self-heating, there is more than one intersection point between I DSN and I DSP for V IN2 , so the simulation fails to converge for a solution for V OUT2 . (c) Simulated I DS versus V DS characteristics of the inverter nMOSFETs and pMOSFETs using the models calibrated with the strained-Si nMOSFET on the thin SiGe SRB. Self-heating is not enough to cause multiple intersection points for V IN2 , so there is a solution for V OUT2 . The mutual cancellation between self-heating and DIBL enables high voltage gain and good switching characteristics.
little as possible, particularly for short-channel devices where high DIBL degrades the voltage gain [27] . The switching slope and voltage gain of CMOS inverters reduce as subthreshold conduction from DIBL increases. The interplay between DIBL and self-heating is responsible for the different VTCs shown in Fig. 6(b) . Fig. 8 shows how the VTCs are derived from the output characteristics of the respective devices. V OUT is the intersection point between the nMOSFET and pMOSFET drain currents (I DSN = I DSP ) for the same V IN . Since the drains of the MOSFETs are connected, there can be only one solution for V OUT for any V IN . When V IN is zero, the nMOSFET is off (V GSN = 0 V and V DSN = V DD ), and the pMOSFET is in linear mode (V GSP = −V DD and V DSP = 0 V). Since the pMOSFET is conducting, V OUT is equal to V DD , and this is labeled in Fig. 8(a)-(c) for the Si control, strained Si on a thick SiGe SRB, and strained Si on a thin SiGe SRB, respectively. As V IN increases toward V S , the nMOSFET goes into saturation (V GSN − V THN < V DSN ), while the pMOSFET remains in linear mode (V GSP − V THP > V DSP ). This part of the VTC is labeled as V OUT1 in Fig. 8(a)-(c) . The V IN at which the nMOSFET goes into saturation is a function of V THN , which is strongly dependent on DIBL for short-channel devices. As shown in Fig. 4 , DIBL is higher in the Si control nMOSFET due to the absence of self-heating, so the Si control inverter VTC shows "early switching," as shown in Fig. 6(b) . Because DIBL is low in the strained-Si nMOSFETs, there is no early switching in the VTC shown in Fig. 6 . In this case, self-heating is an advantage for the strained-Si nMOSFETs on the thin SiGe SRB. The inverter switches state (V IN = V S ) when both MOSFETs go into saturation, which is labeled as V OUT2 in Fig. 8(a)-(c) . In the case of the inverter VTC of the strained Si on the thick SiGe SRB [ Fig. 8(b) ], there is more than one intersection point between I DSN and I DSP , so there is more than one solution for V OUT . These multiple intersection points are due to the −g DS characteristics in Fig. 8(b) and are the reasons why the simulator is unable to converge to a solution for V OUT in the thick-SiGe-SRB VTC, as shown in Fig. 6(b) . This anomalous behavior due to self-heating has previously been reported in analog silicon-on-insulator (SOI) circuits where a nonlinear behavior was observed in the output characteristics of inverters and CMOS amplifiers [19] . The output characteristics of the strained-Si nMOSFET on the thin SiGe SRB [ Fig. 8(c) ] do not show multiple intersection points, and hence, the simulator can converge to a solution for V OUT since there is only one intersection point between I DSN and I DSP . As V IN is increased beyond V S , the nMOSFET goes into linear mode (V GSN − V THN > V DSN ), while the pMOSFET goes into saturation (V GSP − V THP < V DSP ). This is labeled as V OUT3 in the respective characteristics of Fig. 8 . Finally, V OUT reduces to zero as V IN reaches V DD .
The inverter VTC of the strained-Si nMOSFET on the thin SiGe SRB exhibits the highest voltage gain and best switching characteristics because DIBL is canceled out by self-heating. DIBL degrades the VTC of the Si control, whereas self-heating degrades the VTC of the thick SRB. Since both self-heating and DIBL reduce as the gate length is increased, this mutual cancellation becomes less critical for longer channel MOSFETs. It is hard to predict which effect will dominate at a specific gate length since DIBL depends on halo implants, channel implants, oxide thicknesses, junction depths, effective channel lengths, dopant outdiffusion, etc. On the other hand, selfheating depends on Ge composition, layer thicknesses, physical dimensions, thermal boundaries, material quality, etc. Although DIBL and self-heating are individually detrimental to the output characteristics of short-channel MOSFETs, careful design of strained-Si MOSFETs on SiGe SRBs can yield optimum analog performance if the effects are mutually canceled out.
V. CONCLUSION
TCAD models have been calibrated by the measured data, which are used to simulate the VTCs of CMOS inverters and calculate the voltage gain of push-pull inverting amplifiers. The measured data and simulation results have shown that thermal resistance is reduced by approximately 50% when the thickness of the SiGe SRB is reduced from 4 μm to 425 nm. The voltage gain of the inverter simulated for the strained-Si nMOSFET on the thin SiGe SRB exhibits 300% enhancement compared with the Si control inverter. This significant enhancement in voltage gain is due to the high output resistance arising from the mutual cancellation between self-heating and DIBL. As the input voltage of the inverter reaches the switching voltage, the negative-drain-conductance characteristics from self-heating in the strained-Si nMOSFET on the thick SiGe SRB cause multiple solutions for the inverter output voltage, so the simulator is unable to converge. The case is due to multiple intersection points between the drain currents due to negative conductance. This anomalous behavior is in agreement with what has previously been reported in the literature for analog SOI circuits. In the case of the Si control CMOS inverter, the voltage gain is limited by DIBL, which manifests itself in the VTCs as early switching. Although self-heating and DIBL are individually deleterious to the analog performance of MOSFETs, balancing their effects for maximizing voltage gain can yield positive results. The thickness of the SiGe SRB can therefore be used to control DIBL and optimize the voltage gain.
